EP2C50F484I8N Tech Specifications

Category Embedded - FPGAs (Field Programmable Gate Array)
Manufacturer Intel
Factory Lead Time 8 Weeks
Mounting Type Surface Mount
Package / Case 484-BGA
Surface Mount YES
Number of I/Os 294I/Os
Operating Temperature -40°C~100°C TJ
Packaging Tray
Series Cyclone® II
JESD-609 Code e1
Part Status Active
Moisture Sensitivity Level (MSL) 3 (168 Hours)
Number of Terminations 484Terminations
ECCN Code 3A991
Terminal Finish Tin/Silver/Copper (Sn/Ag/Cu)
Additional Feature ALSO REQUIRES 3.3 SUPPLY
HTS Code 8542.39.00.01
Voltage - Supply 1.15V~1.25V
Terminal Position BOTTOM
Terminal Form BALL
Peak Reflow Temperature (Cel) 245
Supply Voltage 1.2V
Terminal Pitch 1mm
Time@Peak Reflow Temperature-Max (s) 30
Base Part Number EP2C50
JESD-30 Code S-PBGA-B484
Number of Outputs 278Outputs
Qualification Status Not Qualified
Power Supplies 1.21.5/3.33.3V
Clock Frequency 402.5MHz
Number of Inputs 294Inputs
Programmable Logic Type FIELD PROGRAMMABLE GATE ARRAY
Number of Logic Elements/Cells 50528Logic Elements/Cells
Total RAM Bits 594432
Number of LABs/CLBs 3158LABs/CLBs
Length 23mm
Height Seated (Max) 2.6mm
Width 23mm
RoHS Status RoHS Compliant
Select at least one checkbox above to show similar products in this category.
View Similar

EP2C50F484I8N Documents

Download datasheets and manufacturer documentation for   EP2C50F484I8N

EP2C50F484I8N brand manufacturers: Intel, Elecinsight stock, EP2C50F484I8N reference price.Intel. EP2C50F484I8N parameters, EP2C50F484I8N Datasheet PDF and pin diagram description download.You can use the EP2C50F484I8N Embedded - FPGAs (Field Programmable Gate Array), DSP Datesheet PDF, find EP2C50F484I8N pin diagram and circuit diagram and usage method of function,EP2C50F484I8N electronics tutorials.You can download from the Elecinsight.