EP2S15F672C3N Tech Specifications

Category Embedded - FPGAs (Field Programmable Gate Array)
Manufacturer Intel
Factory Lead Time 8 Weeks
Mounting Type Surface Mount
Package / Case 672-BBGA, FCBGA
Surface Mount YES
Number of I/Os 366I/Os
Operating Temperature 0°C~85°C TJ
Packaging Tray
Series Stratix® II
JESD-609 Code e1
Part Status Active
Moisture Sensitivity Level (MSL) 3 (168 Hours)
Number of Terminations 672Terminations
ECCN Code 3A991
Terminal Finish Tin/Silver/Copper (Sn/Ag/Cu)
HTS Code 8542.39.00.01
Voltage - Supply 1.15V~1.25V
Terminal Position BOTTOM
Terminal Form BALL
Peak Reflow Temperature (Cel) 245
Supply Voltage 1.2V
Terminal Pitch 1.27mm
Time@Peak Reflow Temperature-Max (s) 40
Base Part Number EP2S15
JESD-30 Code S-PBGA-B672
Number of Outputs 358Outputs
Qualification Status Not Qualified
Power Supplies 1.21.5/3.33.3V
Clock Frequency 717MHz
Number of Inputs 366Inputs
Organization 6240 CLBS
Programmable Logic Type FIELD PROGRAMMABLE GATE ARRAY
Number of Logic Elements/Cells 15600Logic Elements/Cells
Total RAM Bits 419328
Number of LABs/CLBs 780LABs/CLBs
Combinatorial Delay of a CLB-Max 4.45 ns
Number of CLBs 6240CLBs
Length 35mm
Height Seated (Max) 2.6mm
Width 35mm
RoHS Status RoHS Compliant
Select at least one checkbox above to show similar products in this category.
View Similar

EP2S15F672C3N Documents

Download datasheets and manufacturer documentation for   EP2S15F672C3N

EP2S15F672C3N brand manufacturers: Intel, Elecinsight stock, EP2S15F672C3N reference price.Intel. EP2S15F672C3N parameters, EP2S15F672C3N Datasheet PDF and pin diagram description download.You can use the EP2S15F672C3N Embedded - FPGAs (Field Programmable Gate Array), DSP Datesheet PDF, find EP2S15F672C3N pin diagram and circuit diagram and usage method of function,EP2S15F672C3N electronics tutorials.You can download from the Elecinsight.