EP2S30F672C5N Tech Specifications

Category Embedded - FPGAs (Field Programmable Gate Array)
Manufacturer Intel
Factory Lead Time 8 Weeks
Mounting Type Surface Mount
Package / Case 672-BBGA, FCBGA
Surface Mount YES
Number of I/Os 500I/Os
Operating Temperature 0°C~85°C TJ
Packaging Tray
Series Stratix® II
Published 2011
JESD-609 Code e1
Part Status Active
Moisture Sensitivity Level (MSL) 3 (168 Hours)
Number of Terminations 672Terminations
ECCN Code 3A001.A.7.A
Terminal Finish Tin/Silver/Copper (Sn/Ag/Cu)
HTS Code 8542.39.00.01
Voltage - Supply 1.15V~1.25V
Terminal Position BOTTOM
Terminal Form BALL
Peak Reflow Temperature (Cel) 245
Supply Voltage 1.2V
Terminal Pitch 1.27mm
Time@Peak Reflow Temperature-Max (s) 40
Base Part Number EP2S30
JESD-30 Code S-PBGA-B672
Number of Outputs 492Outputs
Qualification Status Not Qualified
Power Supplies 1.21.5/3.33.3V
Clock Frequency 640MHz
Number of Inputs 500Inputs
Organization 13552 CLBS
Programmable Logic Type FIELD PROGRAMMABLE GATE ARRAY
Number of Logic Elements/Cells 33880Logic Elements/Cells
Total RAM Bits 1369728
Number of LABs/CLBs 1694LABs/CLBs
Combinatorial Delay of a CLB-Max 5.962 ns
Number of CLBs 13552CLBs
Length 35mm
Height Seated (Max) 2.6mm
Width 35mm
RoHS Status RoHS Compliant
Select at least one checkbox above to show similar products in this category.
View Similar

EP2S30F672C5N Documents

Download datasheets and manufacturer documentation for   EP2S30F672C5N

EP2S30F672C5N brand manufacturers: Intel, Elecinsight stock, EP2S30F672C5N reference price.Intel. EP2S30F672C5N parameters, EP2S30F672C5N Datasheet PDF and pin diagram description download.You can use the EP2S30F672C5N Embedded - FPGAs (Field Programmable Gate Array), DSP Datesheet PDF, find EP2S30F672C5N pin diagram and circuit diagram and usage method of function,EP2S30F672C5N electronics tutorials.You can download from the Elecinsight.