EPM240F100C5N Tech Specifications

Category Embedded - CPLDs (Complex Programmable Logic Devices)
Manufacturer Intel
Factory Lead Time 8 Weeks
Mounting Type Surface Mount
Package / Case 100-LBGA
Surface Mount YES
Number of I/Os 80I/Os
Operating Temperature 0°C~85°C TJ
Packaging Tray
Series MAX® II
Published 2003
JESD-609 Code e1
Part Status Active
Moisture Sensitivity Level (MSL) 3 (168 Hours)
Number of Terminations 100Terminations
ECCN Code EAR99
Terminal Finish Tin/Silver/Copper (Sn/Ag/Cu)
Additional Feature IT CAN ALSO OPERATE AT 3.3V
HTS Code 8542.39.00.01
Terminal Position BOTTOM
Terminal Form BALL
Peak Reflow Temperature (Cel) 260
Supply Voltage 2.5V
Terminal Pitch 1mm
Time@Peak Reflow Temperature-Max (s) 30
Base Part Number EPM240
JESD-30 Code S-PBGA-B100
Qualification Status Not Qualified
Supply Voltage-Max (Vsup) 2.625V
Power Supplies 1.5/3.32.5/3.3V
Supply Voltage-Min (Vsup) 2.375V
Programmable Type In System Programmable
Propagation Delay 7.5 ns
Output Function MACROCELL
Number of Macro Cells 192Macro Cells
JTAG BST YES
Voltage Supply - Internal 2.5V 3.3V
Delay Time tpd(1) Max 4.7ns
Number of Logic Elements/Blocks 240Logic Elements/Blocks
Length 11mm
Height Seated (Max) 1.7mm
Width 11mm
RoHS Status RoHS Compliant
Select at least one checkbox above to show similar products in this category.
View Similar

EPM240F100C5N Documents

Download datasheets and manufacturer documentation for   EPM240F100C5N

EPM240F100C5N brand manufacturers: Intel, Elecinsight stock, EPM240F100C5N reference price.Intel. EPM240F100C5N parameters, EPM240F100C5N Datasheet PDF and pin diagram description download.You can use the EPM240F100C5N Embedded - CPLDs (Complex Programmable Logic Devices), DSP Datesheet PDF, find EPM240F100C5N pin diagram and circuit diagram and usage method of function,EPM240F100C5N electronics tutorials.You can download from the Elecinsight.