74AVCH16245DGG,512 Tech Specifications

Category Logic - Buffers, Drivers, Receivers, Transceivers
Manufacturer Nexperia
EU RoHS Compliant
ECCN (US) EAR99
HTS 8542.39.00.01
Automotive No
PPAP No
Logic Family AVC
Data Flow Direction Bi-Directional
Number of Elements per Chip 2Elements per Chips
Number of Channels per Chip 16Channels per Chips
Number of Selection Inputs per Element 0
Number of Output Enables per Element 1 Low
Number of Input Enables per Element 0
Number of Direction Control Inputs 1 Low/HighDirection Control Input
Bus Hold Yes
Absolute Propagation Delay Time (ns) 5.5
Maximum Propagation Delay Time @ Maximum CL (ns) 2.6(Typ)@1.2V|1.5(Typ)@1.8V|1.1(Typ)@2.5V|1(Typ)@3.3V
Propagation Delay Test Condition (pF) 30
Process Technology CMOS
Input Level CMOS
Maximum Low Level Output Current (mA) 12
Maximum High Level Output Current (mA) -12
Typical Quiescent Current (uA) 0.2
Maximum Quiescent Current (uA) 40
Minimum Operating Supply Voltage (V) 1.2
Maximum Operating Supply Voltage (V) 3.6
Tolerant I/Os (V) 3.6
Maximum Power Dissipation (mW) 600
Minimum Operating Temperature (°C) -40
Maximum Operating Temperature (°C) 85
Mounting Surface Mount
Package Height 1.05(Max)
Package Width 6.2(Max)
Package Length 12.6(Max)
PCB changed 48
Supplier Package TSSOP
Part Status Obsolete
Pin Count 48
Output Type 3-State
Polarity Non-Inverting
Logic Function Bus Transceiver
Output Level CMOS
Select at least one checkbox above to show similar products in this category.
View Similar
74AVCH16245DGG,512 brand manufacturers: Nexperia, Elecinsight stock, 74AVCH16245DGG,512 reference price.Nexperia. 74AVCH16245DGG,512 parameters, 74AVCH16245DGG,512 Datasheet PDF and pin diagram description download.You can use the 74AVCH16245DGG,512 Logic - Buffers, Drivers, Receivers, Transceivers, DSP Datesheet PDF, find 74AVCH16245DGG,512 pin diagram and circuit diagram and usage method of function,74AVCH16245DGG,512 electronics tutorials.You can download from the Elecinsight.