PUMD2,115 Tech Specifications

Category Transistors - Bipolar (BJT) - Arrays, Pre-Biased
Manufacturer Nexperia
Factory Lead Time 4 Weeks
Mounting Type Surface Mount
Package / Case 6-TSSOP, SC-88, SOT-363
Surface Mount YES
Number of Pins 6Pins
Transistor Element Material SILICON
Current-Collector (Ic) (Max) 100mA
Number of Elements 2 Elements
Packaging Tape & Reel (TR)
Published 2001
JESD-609 Code e3
Part Status Active
Moisture Sensitivity Level (MSL) 1 (Unlimited)
Number of Terminations 6Terminations
ECCN Code EAR99
Terminal Finish Tin (Sn)
Additional Feature BUILT IN BIAS RESISTANCE RATIO IS 1
Terminal Form GULL WING
Peak Reflow Temperature (Cel) 260
Time@Peak Reflow Temperature-Max (s) 30
Base Part Number MD2
Pin Count 6
Polarity NPN, PNP
Configuration SEPARATE, 2 ELEMENTS WITH BUILT-IN RESISTOR
Power - Max 300mW
Transistor Application SWITCHING
Transistor Type 1 NPN, 1 PNP - Pre-Biased (Dual)
DC Current Gain (hFE) (Min) @ Ic, Vce 60 @ 5mA 5V
Current - Collector Cutoff (Max) 1μA
Vce Saturation (Max) @ Ib, Ic 150mV @ 500μA, 10mA
Voltage - Collector Emitter Breakdown (Max) 50V
Resistor - Base (R1) 22k Ω
Resistor - Emitter Base (R2) 22k Ω
RoHS Status ROHS3 Compliant
Select at least one checkbox above to show similar products in this category.
View Similar

PUMD2,115 Documents

Download datasheets and manufacturer documentation for   PUMD2,115

PUMD2,115 brand manufacturers: Nexperia USA Inc., Elecinsight stock, PUMD2,115 reference price.Nexperia USA Inc.. PUMD2,115 parameters, PUMD2,115 Datasheet PDF and pin diagram description download.You can use the PUMD2,115 Transistors - Bipolar (BJT) - Arrays, Pre-Biased, DSP Datesheet PDF, find PUMD2,115 pin diagram and circuit diagram and usage method of function,PUMD2,115 electronics tutorials.You can download from the Elecinsight.