CD54HCT4075F3A Tech Specifications

Category Logic - Gates and Inverters
Manufacturer Renesas
Factory Lead Time 1 Week
Surface Mount NO
Number of Terminals 14Terminals
Package Description DIP-14
Package Style IN-LINE
Load Capacitance (CL) 50 pF
Package Body Material CERAMIC, METAL-SEALED COFIRED
Package Equivalence Code DIP14,.3
Operating Temperature-Min -55 °C
Reflow Temperature-Max (s) NOT SPECIFIED
Operating Temperature-Max 125 °C
Manufacturer Part Number CD54HCT4075F3A
Supply Voltage-Nom (Vsup) 5 V
Package Code DIP
Package Shape RECTANGULAR
Manufacturer Texas
Part Life Cycle Code Active
Ihs Manufacturer Texas INC
Risk Rank 5.63
Part Package Code DIP
Prop. 36 ns
Usage Level Military grade
ECCN Code EAR99
HTS Code 8542.39.00.01
Subcategory Gates
Packing Method TUBE
Technology CMOS
Terminal Position DUAL
Terminal Form THROUGH-HOLE
Peak Reflow Temperature (Cel) NOT SPECIFIED
Number of Functions 3Functions
Terminal Pitch 2.54 mm
Reach Compliance Code not_compliant
Pin Count 14
JESD-30 Code R-CDIP-T14
Qualification Status Not Qualified
Supply Voltage-Max (Vsup) 5.5 V
Power Supplies 5 V
Temperature Grade MILITARY
Supply Voltage-Min (Vsup) 4.5 V
Family HCT
Number of Inputs 3Inputs
Seated Height-Max 5.08 mm
Logic IC Type OR GATE
Max I(ol) 0.0052 A
Screening Level 38535Q/M;38534H;883B
Propagation Delay (tpd) 36 ns
Schmitt Trigger NO
Power Supply Current-Max (ICC) 0.04 mA
Width 7.62 mm
Length 19.56 mm
Select at least one checkbox above to show similar products in this category.
View Similar
CD54HCT4075F3A brand manufacturers: Renesas, Elecinsight stock, CD54HCT4075F3A reference price.Renesas. CD54HCT4075F3A parameters, CD54HCT4075F3A Datasheet PDF and pin diagram description download.You can use the CD54HCT4075F3A Logic - Gates and Inverters, DSP Datesheet PDF, find CD54HCT4075F3A pin diagram and circuit diagram and usage method of function,CD54HCT4075F3A electronics tutorials.You can download from the Elecinsight.