XC2VP20-5FF896C Tech Specifications

Category Embedded - FPGAs (Field Programmable Gate Array)
Manufacturer Xilinx
Factory Lead Time 6 Weeks
Mounting Type Surface Mount
Package / Case 896-BBGA, FCBGA
Surface Mount YES
Number of I/Os 556I/Os
Operating Temperature 0°C~85°C TJ
Packaging Bulk
Series Virtex®-II Pro
Published 2011
JESD-609 Code e0
Pbfree Code no
Part Status Obsolete
Moisture Sensitivity Level (MSL) 4 (72 Hours)
Number of Terminations 896Terminations
ECCN Code 3A991.D
Terminal Finish Tin/Lead (Sn63Pb37)
Voltage - Supply 1.425V~1.575V
Terminal Position BOTTOM
Terminal Form BALL
Peak Reflow Temperature (Cel) 225
Supply Voltage 1.5V
Terminal Pitch 1mm
Reach Compliance Code not_compliant
Time@Peak Reflow Temperature-Max (s) 30
Pin Count 896
JESD-30 Code S-PBGA-B896
Number of Outputs 556Outputs
Qualification Status Not Qualified
Operating Supply Voltage 1.5V
RAM Size 198kB
Number of Inputs 556Inputs
Programmable Logic Type FIELD PROGRAMMABLE GATE ARRAY
Number of Logic Elements/Cells 20880Logic Elements/Cells
Total RAM Bits 1622016
Number of LABs/CLBs 2320LABs/CLBs
Speed Grade 5
Number of Registers 18560Registers
Combinatorial Delay of a CLB-Max 0.36 ns
Length 31mm
Height Seated (Max) 3.4mm
Width 31mm
RoHS Status Non-RoHS Compliant
Select at least one checkbox above to show similar products in this category.
View Similar

XC2VP20-5FF896C Documents

Download datasheets and manufacturer documentation for   XC2VP20-5FF896C

XC2VP20-5FF896C brand manufacturers: Xilinx Inc., Elecinsight stock, XC2VP20-5FF896C reference price.Xilinx Inc.. XC2VP20-5FF896C parameters, XC2VP20-5FF896C Datasheet PDF and pin diagram description download.You can use the XC2VP20-5FF896C Embedded - FPGAs (Field Programmable Gate Array), DSP Datesheet PDF, find XC2VP20-5FF896C pin diagram and circuit diagram and usage method of function,XC2VP20-5FF896C electronics tutorials.You can download from the Elecinsight.