- All Products
- /
- Integrated Circuits (ICs)
- /
- Embedded - FPGAs (Field Programmable Gate Array)
- /
- XC5VLX110T-2FF1136I
Xilinx Inc. XC5VLX110T-2FF1136I Embedded FPGAs
FIELD PROGRAMMABLE GATE ARRAY 640Outputs
IN STOCK
: 3000
Min. : 1
Mult. : 1
Not available to buy on line? Want the lower wholesale price? Please sendRFQ, we will respond immediately
XC5VLX110T-2FF1136I Tech Specifications
| Category | Embedded - FPGAs (Field Programmable Gate Array) | |
| Manufacturer | Xilinx | |
| Factory Lead Time | 11 Weeks | |
| Mount | Surface Mount | |
| Mounting Type | Surface Mount | |
| Package / Case | 1136-BBGA, FCBGA | |
| Number of Pins | 1136Pins | |
| Number of I/Os | 640I/Os | |
| Operating Temperature | -40°C~100°C TJ | |
| Packaging | Tray | |
| Series | Virtex®-5 LXT | |
| Published | 1999 | |
| JESD-609 Code | e0 | |
| Pbfree Code | no | |
| Part Status | Active | |
| Moisture Sensitivity Level (MSL) | 4 (72 Hours) | |
| ECCN Code | 3A991.D | |
| Terminal Finish | Tin/Lead (Sn63Pb37) | |
| Voltage - Supply | 0.95V~1.05V | |
| Terminal Position | BOTTOM |
| Terminal Form | BALL | |
| Peak Reflow Temperature (Cel) | 225 | |
| Supply Voltage | 1V | |
| Terminal Pitch | 1mm | |
| Reach Compliance Code | not_compliant | |
| Time@Peak Reflow Temperature-Max (s) | 30 | |
| Base Part Number | XC5VLX110T | |
| Number of Outputs | 640Outputs | |
| Qualification Status | Not Qualified | |
| Operating Supply Voltage | 1V | |
| RAM Size | 666kB | |
| Programmable Logic Type | FIELD PROGRAMMABLE GATE ARRAY | |
| Number of Logic Elements/Cells | 110592Logic Elements/Cells | |
| Total RAM Bits | 5455872 | |
| Number of LABs/CLBs | 8640LABs/CLBs | |
| Speed Grade | 2 | |
| Length | 35mm | |
| Height Seated (Max) | 3.4mm | |
| Width | 35mm | |
| RoHS Status | Non-RoHS Compliant |
Select at least one checkbox above to show similar products in this category.
XC5VLX110T-2FF1136I Documents
Download datasheets and manufacturer documentation for XC5VLX110T-2FF1136I
- DatasheetsVirtex-5 FPGA User Guide Virtex-5 FPGA Datasheet Virtex-5 Family Overview
- PCN Design/SpecificationMult Dev Material Chg 16/Dec/2019 Cross-Ship Lead-Free Notice 31/Oct/2016 Substrate BallPad Metal Change 8/Feb/2016
- PCN PackagingVirtex-5, SXT FPGA 11/March/2008
Index :
0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ