- All Products
- /
- Integrated Circuits (ICs)
- /
- Embedded - FPGAs (Field Programmable Gate Array)
- /
- XC6VLX130T-2FFG484I
Xilinx Inc. XC6VLX130T-2FFG484I Embedded FPGAs
FIELD PROGRAMMABLE GATE ARRAY 240Outputs
IN STOCK
: 912
Min. : 1
Mult. : 1
Not available to buy on line? Want the lower wholesale price? Please sendRFQ, we will respond immediately
XC6VLX130T-2FFG484I Tech Specifications
| Category | Embedded - FPGAs (Field Programmable Gate Array) | |
| Manufacturer | Xilinx | |
| Factory Lead Time | 10 Weeks | |
| Contact Plating | Copper, Silver, Tin | |
| Mount | Surface Mount | |
| Mounting Type | Surface Mount | |
| Package / Case | 484-BBGA | |
| Number of Pins | 484Pins | |
| Number of I/Os | 240I/Os | |
| Operating Temperature | -40°C~100°C TJ | |
| Packaging | Tray | |
| Series | Virtex®-6 LXT | |
| Published | 2008 | |
| JESD-609 Code | e1 | |
| Pbfree Code | yes | |
| Part Status | Active | |
| Moisture Sensitivity Level (MSL) | 4 (72 Hours) | |
| Number of Terminations | 484Terminations | |
| ECCN Code | 3A991.D | |
| Terminal Finish | Tin/Silver/Copper (Sn/Ag/Cu) |
| Voltage - Supply | 0.95V~1.05V | |
| Terminal Position | BOTTOM | |
| Terminal Form | BALL | |
| Peak Reflow Temperature (Cel) | 245 | |
| Supply Voltage | 1V | |
| Terminal Pitch | 1mm | |
| Reach Compliance Code | not_compliant | |
| Time@Peak Reflow Temperature-Max (s) | 30 | |
| Base Part Number | XC6VLX130T | |
| Pin Count | 484 | |
| Number of Outputs | 240Outputs | |
| Qualification Status | Not Qualified | |
| RAM Size | 1.2MB | |
| Programmable Logic Type | FIELD PROGRAMMABLE GATE ARRAY | |
| Number of Logic Elements/Cells | 128000Logic Elements/Cells | |
| Total RAM Bits | 9732096 | |
| Number of LABs/CLBs | 10000LABs/CLBs | |
| Speed Grade | 2 | |
| Height Seated (Max) | 3mm | |
| RoHS Status | ROHS3 Compliant |
Select at least one checkbox above to show similar products in this category.
XC6VLX130T-2FFG484I Documents
Download datasheets and manufacturer documentation for XC6VLX130T-2FFG484I
- DatasheetsVirtex-6 FPGA Datasheet Virtex-6 FPGA Family Overview
- Environmental InformationXilinx RoHS3
- PCN Design/SpecificationVirtex-6 FIFO Input Logic Reset 18/Apr/2011 Cross-Ship Lead-Free Notice 31/Oct/2016 Mult Dev Material Chg 16/Dec/2019
Index :
0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ